

---

# An algorithmic optimization for HQC on the ARM m4 MCU

Ridwane Aissaoui<sup>\*1</sup>, Jean-Christophe Deneuville<sup>2</sup>, Alain Pirovano<sup>2</sup>, and Christophe Guerber<sup>3</sup>

<sup>1</sup>Fédération ENAC ISAE-SUPAERO ONERA - Equipe télécommunications – Ecole Nationale de l’Aviation Civile – France

<sup>2</sup>Fédération ENAC ISAE-SUPAERO ONERA - Equipe télécommunications – Ecole Nationale de l’Aviation Civile – France

<sup>3</sup>Direction de la technique et de l’innovation de la DGAC – Direction Générale de l’Aviation Civile – France

## Résumé

This article presents a work in progress that aims to improve the performance of the code-based HQC post-quantum Key Encapsulation Mechanism (KEM) algorithm. Many constrained systems with limited computational and memory resources, such as Internet of Things (IoT) devices, small Unmanned Aerial Vehicles (UAVs), or medical devices, struggle to use cryptographic algorithms efficiently. They still need to be provided with information security, and the wireless nature of the communications with these systems means that this security has to rely on cryptography. In particular, an end-to-end encryption scheme can provide confidentiality and authentication. KEMs are vital in this process. Several propositions for quantum-resistant KEMs have been chosen by the National Institute of Standards and Technology (NIST) for standardization. One of these schemes, Hamming Quasi-Cyclic (HQC), has not yet been provided with an optimized implementation for constrained devices. This article details the work in progress for the algorithmic optimization of HQC, using properties in the costly polynomial operations to reduce computational load and memory usage during the process. Anticipated results are an improvement in computational complexity, going from  $O(n \log_2(3))$  to  $O(n)$ . We also expect an improvement in memory usage during the process, reducing the memory consumption.

---

\*Intervenant